I. INTRODUCTION
T HIS brief proposes a reconfigurable and efficient "synchronous" neuron model capable of mimicking various biological neurons' dynamics with good precision and low hardware cost. Unlike the "asynchronous" cellular neuron models introduced in [1] and [2] , the synchronous property of the proposed model would make the approach appropriate for large-scale pipelined implementations since the effective operating frequency is not limited by the asynchronous time delay between each step. Another advantage of the proposed model compared to [1] and [2] is the output coding of the system, in which the membrane and recovery registers change the output states through a relatively complex circuit with a one-hot bit coding. This coding scheme limits the state variables to be changed in a few locations and the higher the needed accuracy, the more complexity is applied to the hardware. In contrast, in the proposed approach, the output registers do not directly carry the address of the next velocity value that should be fetched from memory in the next clock. This implies that the output register can be set in any precision and not limited by the number of memory pixels. In other words, the proposed model is internally cellular and externally non-cellular, while the model introduced in [1] and [2] is fully cellular which limits the output resolution leading to lower precision.
The rest of the brief is organized as follows: in Section II, the concept of synchronous cellular neuron model is presented. Section III investigates various hardware responses of the proposed model for 2-D case studies along with a higher dimension neuron model. The truncation error of the proposed system is discussed in Section IV. The synthesis results accompanied by an extensive comparison between the proposed and previous piecewise neuron models are presented in Section VI. Section VII concludes this brief.
II. SYNCHRONOUS CELLULAR NEURON MODEL In this model, according to [1] , first we convert the phase plane of the biological neuron models into a 2-D cellular space where (x, y) ∈ Z 2 represents the location of state point in the phase plane, and ( 
where x = . Since most 2-D neuron models can be expressed in the form of (1) and (2) is not involved in the stored velocity functions and we have:
where X null and Y null are portions of time continuous nullclines and the next state of each dynamical variable is obtained by:
where [n] and [n − 1] represent the current and previous states respectively. As can be seen, the proposed cellular model is independent of the neuron model's complexity since both X null and Y null are stored off-line. Moreover, the value of each state variable is synchronously changed, implying that the timing of both state variables is equal. Clearly, the address of the next cellular state is indirectly related to the output variables. This feature allows the output value to work in any precision leading to increased accuracy compared to the previous cellular models [1] , [2] . The direction of new motions on the cellular space can be formulated as:
It should be stressed that the resultant motion on the 2-D cellular phase planes is determined only by the motion in X direction and the number of motions on the cellular space unlike the one-hot bit coding in [1] and [2] can be more than one step in each clock cycle.
III. HARDWARE ARCHITECTURE In this section, according to the cellular mapping introduced in the previous section, we present two digital architectures describing a single and a network of neuron units.
A. Single Digital Cellular Model
This circuit contains three major parts demonstrated in Fig. 1 (a) .
1) Storage Blocks:
As concluded from the previous section, we calculate the X null and Y null arrays and store them in a set of registers. The stored vectors are programmed off-line, using (3) in accordance to predetermined model parameters. For a 2-D neuron model, these signed values are stored in two sets of registers with the size of N and M for both X and Y respectively. The size of each nullcline's component is 18 bits and the corresponding values are fetched for both state variables according to the address of X.
2) Next State Provider: This block contains five adders, two multiplexers and two shifts to provide the next state of the dynamical variables. According to (4) , the values fetched from the storage blocks (X null or Y null ) are added to a portion of y − , the time-dependent input (if applicable) and then shifted as dt. The result is added to the previous state of the dynamical variable. The obtained value is filtered according to the reset condition. The absolute value of the output for each dimension represents the amount of state-variable increase or decrease in each step. Thus, higher values lead to increasing state variable. Clearly, the reason why we term the cellular model "synchronous" is that in each clock cycle the dynamical variables evolve equally in time.
3) Addresser: The location of each state variable in the cellular phase plane is calculated in this block. In other words, this block is responsible for converting the non-cellular output variables to cellular addresses in order to fetch the next value from the storage blocks. Since the 2-D neuron models can be represented by (1), we need only one addresser block for both dimensions. This conversion can be easily implemented using (2) and by one subtract and one shift operation when the values x min , x max and N are properly chosen (these values are presented for each neuron model in Table I ).
B. Network of Digital Cellular Neuron
Since the critical path in the proposed cellular model is determined only by one subtractor embedded in the Addresser Block (see Fig.1(b) ), the digital hardware can be easily shared for large-scale simulation of spiking neural networks. To this end, a network of pipelined neuron units is presented, capable of real-time operation. The number of real-time neuron units that can be accommodated in this structure depends on the operating frequency and time step (i.e., clock frequency×dt). As illustrated in Fig. 1(b) , X buffers and Y buffers are added to the single cellular model to store the data of each neuron unit. These buffers are shifted in each clock pulse and the proper output is fed to the Addresser Block to provide the next cellular address and to the Next State Provider as the previous state of the dynamical system.
IV. HARDWARE TIME DOMAIN RESULTS

A. 2-D Neuron Models
In this section, we map the proposed cellular approach on two well-known 2-D neuron models and then synthesize them on a high-performance Kintex-7 (XC7K325T) FPGA according to the architecture introduced in the previous section.
The first test case is the Izhikevich neuron model [3] capable of mimicking a wide range of firing patterns and their underlying bifurcation scenarios. The mathematical description of this model is denoted by:
where v represents the membrane potential of the neuron, u represents a membrane recovery variable and a, b, c, d are dimensionless parameters. According to the cellular mapping introduced in Section II, the model can be rewritten in the general form of (1) and then can be conveniently mapped on the proposed architecture as follows: Fig. 2 illustrates the hardware results on a digital oscilloscope for various time domain waveforms produced by the synchronous cellular approach. As can be seen in the figure, there is remarkable compliance between the hardware results and the biological counterpart [3] .
The second neuron model test case is the FHN (FitzHugh-Nagumo) model [4] which is a two-dimensional simplification of the Hodgkin-Huxley model. Its equations are given by:
where v is the membrane potential variable, u is the recovery variable, I is the input stimulus current, and a is a dimensionless parameter. The FHN model can be also re-expressed in the form of (1) and then easily mapped on the proposed platform:
G(x) = (x + 0.7)/0.8.
(10) Fig. 3 (a-h) illustrates the hardware results on a digital oscilloscope for four significant phenomena of the FHN model reproduced by the cellular model. As can be seen in the figure, the hardware results obtained from the proposed structure are practically identical compared to the biological ones [4] .
B. 3-D Neuron Models
In order to show the applicability of the proposed cellular model in higher dimensions, in this section, we apply the approach on the Hindmarsh-Rose (HR) neuron model [5] as a 3-D case study. The dynamical behavior of the HR neuron model is given by:
In this model, v is the membrane potential, u is the spiking variable, k is the bursting variable and I is the applied neuron current. The equations can be re-expressed as:
where Fig. 3 (i-l) shows the hardware results on a digital oscilloscope for two spiking and bursting modes produced by the synchronous cellular approach. As can be seen in the figure, the cellular model is able to reproduce high precision time domain waveforms, very close to the biological model [5] .
Note that, due to a lack of space, bifurcation analyses are not presented here, however it has been confirmed at least for two important bifurcations (saddle node on/off invariant circle) that the proposed cellular model can reproduce similar mechanisms in a fair manner.
V. TRUNCATION ERROR As explained before, the approach detailed in this brief converts the continuous nullclines into a cellular space with discrete cells locating any point with an address prepared by the dynamical system's outputs. This conversion allows our synchronous approach to track any trajectory in the phase plane when discretized by a sufficient number of pixels.
However, depending on the cellular space dimension, a truncation error can be observed in the system after each clock cycle. In this section, we formulate this error for a 2-D dynamical system and discuss its sources and how to determine an optimum hardware architecture. First, let us assume that dt is small enough and its corresponding error is negligible. Now, if we fetch the cellular nullclines values from the storage blocks, the next state variables are:
where 1 and 2 are the differences between the continuous nullclines values and the corresponding cellular values. Thus, the address of the next cellular values fetched from the storage registers for both dimensions is given by:
This implies that the value of 1 and the floor function both contribute to the truncation error in the system since the X[n] must be an integer for both addresses. This truncation error takes the form of momentary and permanent lag/lead deviations in the time domain signals. However, the cellular trajectories can track well the continuous ones in the phase plane under certain conditions on the number of pixels (i.e., the error is reduced by increasing the number of pixels).
VI. ERROR ANALYSIS
As a consequence of the aforementioned truncation error, here we define a root mean square error (RMSE) to measure the time domain error of the proposed cellular system (V c ) compared to the original biological model (V o ). The error criterion is defined as follows: [7] where the normalized root mean square error (NRMSE) is described by:
The measured time domain error for 1000 points of some cases of neuron models with various resolutions is shown in Table II . The results show that by increasing the number of pixels, the error is decreased as predicted in the previous section.
VII. HARDWARE SYNTHESIS RESULTS
The concept of employing digital piecewise linear models in neuromorphic engineering was first introduced in [6] , and since then a number of valuable attempts were accomplished following the same general track [6] - [8] . The basic idea behind these works is how to modify the critical path in the digital designs while preserving the time domain and phase domain properties of the biological model. For a fair comparison between the proposed cellular model and previously published piecewise linear models, the design is first synthesized on a Xilinx Virtex-II Pro (XC2VP30) FPGA. Device utilization details for the synthesis of the cellular and other piecewise linear models are summarized in Table III , IV and V.
The results confirm that thanks to the efficient design of the cellular model (and as expected), a smaller area and a higher clock frequency are achieved compared to previously published piecewise linear neuron models. Since there are only 4-input LUTs (16-bits maximum) in the Xilinx Virtex-II Pro (XC2VP30) FPGA, each stored nullcline's component with 18 bits cannot be accommodated in one LUT, leading to a more complex routing process with lower operating frequency for the cellular model. Therefore, the cellular models are also synthesized on the Kintex-7 (XC7K325T) FPGA containing VIII. CONCLUSION This brief presented a reconfigurable cellular model, independent of the neuron model's complexity (for those that can be written in the general form of (1)). Findings showed that the proposed model reproduces very well the targeted neurodynamics and applies no serious constraint on the critical path of the system. To verify the performance of the cellular model, two architectures were designed and realized on the Kintex-7 (XC7K325T) FPGA describing a single and a network of neuron units. Hardware synthesis results showed that the proposed cellular model has reached a lower area usage and higher speed in comparison with previously published piecewise neuron models. Moreover, as an extension of the approach, a 3-D neuron model was mapped onto the system with promising results in terms of accuracy and hardware cost.
